Showing posts with the label Flop

2 Bit Synchronous Counter Using Jk Flip Flop

Q 1 Q 2 00 10 01 11 00. The J and K inputs of 2 flip flops are connected to logic 1. Sipo Shift Regis…